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CHAPT~R 1
INTROlllJCTION
Adders are very often in the critical path of the computer., so it is very important
that their performance will not limit the cycle time of the machine. In VLSI applications,
area and power are also important factors which Inust be taken into account in the design
of a fast adder. High-speed floating-point arithmetic circuits are required for high
performance computer systems. One choice is the carry - skip adder, which, because of
its topological regularity and layout simplicity, is considered a good compromise in terms
of area and performance. But in a carry select adder, two ripple carry adder structures
are built, one with a zero carry-in and the other with a one carry-in. rT~he previous carry
then selects the appropriate sum using a multiplexer or tri-state adder gates. The stage
carries and the previous carry are gated to form the carry for the succeeding stage. In
other words, the carry select adder uses two sum signals instead of one sum signal, thus
wasting transistorslJl. Another choice is a kind of improved carry - skip adder which
uses one carry adder structure to implement the function of carry - skip adden21. Because
there are only half the numbers of the transistors in the latter adder., it is faster than a
conventional carry select adder.
The transmission gate is a pair of transistors connected to function as
complementary switch. It consists of an n-channel transistor and a p-channel transistor.
The control signal is applied to the gate of the n-device., and its complement is applied to
2the gate of the p-device. The operation of the transmission gate can be best explained by
considering the characteristics of both the n-device and p-device as pass transistors
individually. One can address this by treating the charging and discharging of a capacitor
via a transmission gate. Comparing with NAND') NOR AND XOR gates, uSIng
transmission gates to build an adder reduces both the propagation delay time and the
number of transistors.
~1igh perfonnance computer systems need both fast integer and floating-point
operations. Floating-point operations require several cycles. The floating-point multiplier
can operate directly on a normalized or wrapped number. The tirst stage of the
multiplier contains a parallel multiplier, and a long bit adder is used for the second
stage to execute a carry propagate additionlli. A double precision floating point
parallel multiplier based on the IEEE standard needs a long bit adder with more the
108-bpl.
However, as the number of adder sections increases, the carry-skip circuits
become more costly and more complex. In large adders, bypass networks have been used
to speed up the propagation signals. The problems of a conventional bypass circuit are
conflicting SibJTIals. Since the two transmission gates output different signal levels in their
transition phases") some node voltages are at intermediate voltage. ~l'his causes a long
propagation delay time and wastes power.
A novel conflict - free bypass circuit has been introduced by T. Sato, M. Sakate,
H. Okada, T. Sukemura, and G, GotOI2I. They use their conflict-free bypass circuit to
speed up the propagation of bypassed signals of a 1J2 - b transmission gate adder.
Although they have given the block diabJfamS for their circuit~ they do not address exactly
how that bypass network works, and they failed to specifY how the bypass control signals
control the adder. They give an example of the conflict - free control signal instead of
the general way how to build the conflict free bypass system. In short, they do not want to
explain their circuit in detail so that no one can implement their adder.
This research word is aimed at accomplishing the following:
1. Explanation of the basic circuit of the improved carry-skip adder.
2. Explanation of the general law of the conflict - free bypass signals.
3. Design the conflict-free bypass circuit for a /6 - b adder and then design the
conflict-free bypass circuit for a 112 - b adder.
4. Implementation and layout design for aI/2 - b transmission gate adder with the
conflict - free bypass circuit.
5. Simulation of the /6 - b adder and the / /2 - b transmission gate adder.
6. Preparation for the fabrication this circuit with 64-pad package.
7. Comparison of the result obtained with previous published results.
4CHAPTER 2
EXPLANATION OF CIRCIJIT
2.1 Basic circuit
The addition of two binary numbers A and R can be obtained by means of the
relations
(~-I = 0
L)(1M; =A; ED Hi El) (';-1 = I); EB (';-1
('; =AiH;+/);(';-1 = (.';+/J;('i __ 1
Where
});=A,EBH i
(li=A;H;
( ';
[Propagate signall
[Generate signal]
[Carry bit i ]
In a simple carry ripple adder, the worst case delay is proportional to its size,
because if a carry is generated, it will ripple through the entire structure.
If we divide the total number of bits into groups, the following rules apply to each
group:
51. If each Ai:;:' Hi in a group,» then we do not need to compute the ne\v value of ("j
for the block. The carry in of the block can be propagated directly to the next
block.
2. If Ai = Hi = 1for some In the group, a carry IS generated which may be
propagated up to the output of that group.
3.If Ai = Hi =0, a carry will not be propagated by that bit location.
The JJ2-b adder here is divided into seven 16-b adder blocks. Fig. 1 shows the I-b
adder circuit diagram of 16-b adderPI (~II;I.
There are four parts in the 1 - b adder of Fig. ]. We re-draw the circuit diagram on
the right side. From the right side diagram, we can see the basic circuit unit for this adder
is the two input multiplexer. A multiplexer function is formed by using the
complementary switches to select between a number of inputs. As the switches have to
pass zeros and ones equally well, complementary s\vitches with n - and p - transistors are
used. l'he truth table for the two input multiplexer is shown in l"able I. The
complementary switch is also called a transmission gate or pass gate (complementary). A
commonly used circuit symbols is two triangles as shown in Fig. 1.
TABLE I Two input multiplexer truth table
Input A Input B Control Si",.al S Complemental)' of S Output
X I) .. 0(8)
X 0 I (B)
0 X 0 O(A)
X 0 I (A)
The basic idea of a carry-skip adder is to assess if in each group all Ai do not equal
Hi and enable the block's carry-in to skip the block when it happens. Our circuit works
Ripple Carry
Pi:= Ai eai
Pi= '1' => BPi=BPi-l
Pi= 'a· => BPi- '0'
,,-'_ SUM,.Pi ED BGi-1
Gi
Pi
Pi
BPi
BGi-!
BGi-!
Pi
Ai
Ai
Bi
Bi
BPi-l
BGi-l
(c)
(bt)
(b2)
(a)
(c)
(a)
A'
BGi-l
~ ~ -_ .
...............................~ -.' .. ~.~~~~.]
SUMi =Pi ( BPi-l BCm) + (Pi (BaGl-l) (BPi-} Bern )
Fig. lOne · bit Adder
0\
7like a carry select adder but with some difference. In a carry select adder., there are two
summation signals and they are selected by block carry signals, thus wasting transistors.
By contrast, the sum signal in this design is selected by logically multiplied block carry
and block carry propagate signals based on the logical equation:
( m == 15~31 ,47~63,79,95~ 111).
Where: BPi is a block-carry propagate signal, BGi is a block-carry generate signal
and BCnl is a block-carry signal. We will tind the detail meanings of them from the
following chapter.
Now we look back to the Fig. I. In the part (a), two inputs of the multiplexer are
Bi and complementary of Bi. And the control signal here is Ai. In this way, the out put of
the multiplexer Pi == A E9 H.
l"he signal Pi is very useful in the circuit. Not only both the carry propagate
signal and the carry generate signal depend upon this signal Pi~ but the complementary of
Pi is also a signal which is directly sent out to the summation whenever both block
propagate signal BPi and block carry signal BCrn are ones.
The part (b 1) is also a multiplexer with previous block generate signal BGi-l and
one of the adder input, say Ai") as the two inputs. The control signal is Pi. The output of
this part is current block generate signal. The output signal of the part (b 1) is like the
normal carry signal of the ripple adder.
The part (b2) of the Fig. 1 is not exactly a multiplexer, since there is only one
pair of transmission gate \\lith the other input connected to a p- transistor. When the
8control signal Pi equals one, the output signal BPi (block propagate signal) of this part
equals the previous block propagate signal BPi-I. When Pi equals zero, the output of this
part is zero. This means once the BPi becomes zero, it will remain zero until the very
end of this block.
The part (c) of this circuit consists t\\lO multiplexers. The output of the first
multiplexer is a normal summation like a normal adder. The second multiplexer use the
signal BPi-l BCm as the control signal. Just like the equation we addressed above, the
summation of the adder will remain the same as the normal adder's summation except
both BPi-l and BCrn are Olles. When that happened, i.e. BPi-l equals BCrn equals one,
the summation of this adder equals to the complementary of Pi.
92.2 Conflict-Free B.vpass Circuit
The bypass circuit is added to propagate the carry signal as fast as possible. Since
the carry signal of the conventional bypass circuit is generated by a wired-OR at some
node, two transmission gates are activated at the same time. Then, a siblllal conflict is
generated. One of the examples of the conventional bypass circuit used in the carry
propagation path of a 4-b Manchester adder is shown in Fig. 2 (a). Fig. 2 (b) shows its
waveform with all carry propagate si!:,lJlals (Pi'S) equal to one and all carry generate
signals (Oi'S) equal to zero. A carry signal is generated by a wired-OR at the node Sand
two transmission gates are activated at the same time, a signal conflict is generated.
Since the two transmission gates output ditferent signal levels in their transition phases,
the node S is at intennediate voltage. The dark areas on the Fig. 2(b) shows the
intermediate voltage stage. This causes a long propagation delay time and wastes power.
Some other bypass circuits are used to solve the conflict problem. The paper [6]
uses a NAND or NOR gate in place of a wired-OR. This circuit solves the power
consumption problem, however, there are some transition phases in which the bypass
circuit does not provide any performance improvement. Another type of bypass cicuitl2l
has been used~ but it only works when the signal changes from low to high, not when the
signal changes from high to low.
co
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Fig. 2 (a) Manchester adder (wired-OR type)
(b) Waveform (with pi=l and Gi=O, 1=1,2,3,4)
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Fig. 3 Conflict - free circuit
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The best method to solve this problem is the conflict - free b)'pass circuit sho\\'1l in
Fig. 3. A selector to generate the en signal is used to instead of a \\fired-OR , a NAND
gate or a NOR gate. The transmission gates are c()ntrolled hy some signals \vhich are
combined by propagate signals of the bypassed gates.
In the Fig. 3, n is the number of gates bypassed by the circuit, in ()ther words, "
represents how many signals are used to control the bypass circuit., anti n, is the number
of gates used to implement the bypass function. Although the number n, are normally
less than or equal to the number II, s()metimes the nUfnber nJ could be one Inore than the
number II. In fact., n, depends upon how many gates need to be bypassed, or is
dependent upon II. When II is getting l'ligger, nl shl)uld l.,cconle larger. However,
considering the p()wer c()nsumption, nl n()rlnally takes the nUlnber 2, 3 ()r 4 .
When II =- 2') m - 3 :
I'l =})1/)2
1'2 = }) 2
J'1 = }) 1})2
In this case, there are two gates bypassed by the circuit. i.e. there are two signals
are used to control the bypass circuit. And there are three gates used to implement the
bypass function. When /)1 is equal zero and })2 is equal to one., then the gate "~I is
activated and ]'2 and 'I'l, are opened. When /)2 is zero., no matter I), equals to zero or
one, the gate 12 turns to be activated and the gate }'I and l'l are open. When both j), and
/)2 are OlleS., the gate 1'1 turned to be activated and j'l remains open and 12 s\vitches to
open. So., there is only one of three gates is activated to form the shortest path.
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When n == 3, m == 3:
1'1 = (/)1/)2)})]
1'2 = /)J
112 = J) II> 2}>"]
In this case, there are three gates bypassed by the circuit. i.e. there are three signals
are used to control the bypass circuit. Also there are three gates used to ilnplement the
bypass function. When 1)1 and 1)2 are not equal to each other~ and l)~ is ol,e., the gate 1')
is activated while 1'2 and J'J are opened. When I)~ is zero, no matter /J I and }J2 are
equal to zero or one., the ~2 is activated while J'I and I'] are opened. When all of the
three gates are ones, the gate /'~ is activated and /'1 remains open and 11:. tum to open.
So, there is only one of three gates is activated to form the shortest path.
When nl == 4., II == 5 :
1'1 = (f).,./).l)}»)
J'2 = (/J 1})2)!)."}>!f}J 5
1'1=}»)
I '!f == I) I }) 2}) .11) !f}) "
In this case, there are five gates bypassed by the circuit. i.e. there are five
signals are used to control the bypass circuit. And there are four gates used to implement
the bypass function. When /)1 and })4 are not equal to each ()ther, and })s is one, the gate
l', is activated while J'2 ., J'\ and 1~ are opened. When })5 is zero, no matter /)1, /)2, /)1
and /)4 are equal to zero or ol'e., the 1'] is activated while 1'1. 12 and 14 are opened.
When all of the five gates are ones, the gate 14 is activated and I'l and I T2 remains
open and 1~1, tum to open. So, there is only one of five gates is activated to form the
shortest path.
It is easy for the reader to find the rule of this bypass control signal. For example~
ifm== 4, and n == 10, then:
I' 1 = (J) () I) 7J) 'X I) l) ) I) 1U
I':. == (I) J I) :.1) :, J) 41) 5)1) 51) ()J)71)ox 1)')J) I (I
I'., = /> Iu
J'4 = I) 11) 21)31)4/) 51)() 1)7/)x/)91) 1(»
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TABl.JE 2 shows how the bypass signals to control the circuit. Where \\le put some
possible combinations of signal on the ro\vs and the very right column of the table shows
which gate is activated. As we have explained before") there is exactly one of those gate
activates at one time t() form the shortest path.
l~ABI-IE 2 l"he control signals and the activated gate
PI P2 P3 P... p~ P6 P7 ~ PC) PIO ActhMtcd
~atc
I) n n .. 0 0 0 0 0 T3
0 .. 0 .. .. 0 0 0 0 TJ
.. 0 0 .. n .. () 0 (I 1'3
0 0 0 0 0 0 0 0 0 T3
0 0 n 0 0 .. 41 .. 0 T3
0 0 0 0 .. .. 0 () 0 TJ
0 .. 0 0 .. 0 .. I) .. TJ
n u 0 u u u .. 0 0 TJ
0 0 0 0 0 0 0 .. 0 TI
0 0 0 0 0 0 It 0 TJ
0 0 .. .. 0 0 .. .. TJ
0 0 0 I) .. 0 0 0 TJ
0 () 0 (I 0 0 0 0 Tl
0 .. n 0 0 0 0 0 TJ
0 0 n 0 0 .. 0 .. Tl
0 .. .. .. 0 .. 0 .. T3
0 n 0 0 0 n 0 0 TJ
0 0 0 0 0 .. .. 0 TI
It 0 0 .. 0 0 0 1'3
14
0 0 0 0 0 0 0 T3
0 0 0 () 0 0 0 T3
0 0 .. 0 0 0 0 T3
0 0 U U 0 U 0 Tl
0 (» .. 0 .. .. 0 T3
U 0 U 0 0 0 0 1'3
0 0 0 0 0 0 0 I TI
0 .. 0 0 0 0 Tl
0 0 0 0 0 0 Tl
.. 0 0 0 0 0 Tl
0 0 .. 0 .. 0 Tl
.. 0 (t 0 .. 0 Tl
.. 0 .. .. .. 0 Tl
.. 0 0 0 0 0 Tl
0 .. 0 0 0 Tl
() 0 0 0 (I Tl
0 0 0 0 0 TJ
0 .. I) 0 .. TJ
0 0 0 0 It Tl
() 0 0 U .. T2
0 0 0 0 TJ
0 0 0 .. TJ
0 0 It 0 T3
0 .. 0 0 Tl
0 0 0 U T2
.. .. 0 T3
() 0 .. T3
.. .. 0 Tl
0 .. 0 T2
1 0 0 Tl
0 0 T3
0 .. T2
.. TJ
0 T2
T4
This proposed bypass scheme can be extended for the net\vork. In the control
scheme~ a transmission gate is opened when all the inner gates are activated and the
outer gate is not activated. Exactly one of these sibJTlals activates to fonn the shortest
path. All of the other wired - OR nodes are controlled in a same way, so there is no sib1J1a1
conflict in this bypass net\vork.
15
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2.3 Design 0/ the J6 - b adder
Since the 112 - b adder is divided into seven 16 - b adder blocks~ we start here to
explain the circuit function and bypass network for the 16 - b adder.
The 16 - h adder is basically formed by 16 I-b adder sho\Vfl in Fig. 1~ with the
block - carry generate signals (BGi) and block - carry propagate signals (BPi) connected
in the way shown in Fig. 4. This bypass network has four bypass units. The tirst one is
for gate numbers 3, 4 and 5 , the second one is for the gate number 6, 7, 8, 9 and 10, the
third one is for gate numbers 13 and 14, and the last one is for gate numbers 6 to 15. The
bypass control signal for every unit is made according to the rule of the conflict-free
bypass circuit which we mentioned before. For every bit in the carry - chain, there is a Ai
signal as one of the input of the multiplexer. Whenever /)i equals zero, the carry signal at
that bit equals the Ai. In that way, we can save one gate used to implement the bypass
function. In other words, if we still take n to represents how many signals are used to
control the bypass circuit, and m to represents how many gates to implement the bypass
function, then the number m should be less than or equal to the number n.
The critical paths of this bypass network shown in Fig. 4 are chains of inverters and
transmission gates through \vhich the BGi(Fig. 4 (a) ) and BPi (Fig. 4 (b)) signals are
propagated. This multi - bypass network shortens the critical paths. In this network, from
wherever the BGi( or BPi) signal starts to propagate, the path consists of four or less
transmission gates.
BGi 16-b adder multi-bypass network
lOX =P8 P9 PIa
lOY =P6 P7 P8 P9 PIO
lOZ = P6 P7 P8 P9 Pia
ISX = Pll PI2 PI3 PI4 PIS
14X =PI3 P14
14Y = PI3 P14
ISY = P6 P7 P8 P9 PIO Pll PI2 PI3 PI4 PIS
ISZ =P6 P7 P8 P9 PIa Pll PI2 PI3 P14 PI5
Fig. 4 (a) 16 · b BGi bypass network
ISZ
.....
--..J
BPn 16-b adder multi-bypass network
5X =P3 P4 P5
5Y = P3 P4 P5
lOX =P8 P9 PIO
lOY =P6 P7 P8 P9 PIO
10Z = P6 P7 P8 pq PIO
14X =PI3 Pl4
14Y = PI3 P14
(JZ
(JZ
SY
J5Y
15X =Pl1 PI2 PI3 Pl4 Pl5
15Y =P6 P7 P8 P9 PtO Pll P12 PI3 P14 P15
15Z =P6 P7 P8 P9 PtO PI1 P12 PI3 Pl4 PI5
Fig. 4 (b) 16 · b BPi bypass network
az
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From Fig. 4(a)., we can see that control signals of the first bypass unit for the carry
generate signal are:
That means there are two gates used to implement bypass function to bypass three
gates in the circuits. Since this bypass unit is on the bit number 5., H(/) equals As if the
1)5 is zero. When 1)5 equals to Ol,e, H( i" depends upon I)~ and l)~. Only \vhen both III and
})4 are OlleS., is the gate 5Y activated \vith 5Y opened., other\vise the gate 5X is activated.
The control signals of the second hypass unit for the carry generate signal are:
1().,\' == (I) xI) () )J) 1u
I () Y == (I) () I)7) / ) xl) l) I) 1(l
107 == I) (,1) 71) xl) () 1J 10
In this unit., there are three gates used to implement bypass function to bypass five
gates in the circuits. Since this bypass unit is on the bit number 10, H(; 10 equals A 10 if
the /J ln is zero. When jJ 10 equals to Olle, H(; 10 depends upon />('1, /J7, j)x and })9. When I)x
and /19 are not both OlleS., the gate lOX is activated \vith the gates lOY and 10Z opened.
When })(\ and /)7 are not both Olles and all IJl'l. /)7. j)x are ones, the gate lOY is activated
\vith the gates lOX and 10Z opened. Only when all /)(,. })7. jJx and /)9 are ones., is the gate
lOZ activated \vith lOX and lOY opened.
The control signals of the third bypass unit for the carry generate signal are:
20
14):= /)13/)14
14}' = I> 1:'/> I~
In this unit, there are two gates used to implement bypass function to bypass t\\'o
gates in the circuits. Since this bypass unit is on the bit number 14~ R(JI4 equals A lot if
the })14 is zero. When />14 equals to one, H(;14 depends upon /)13. When I)r~ equals zero,
the gate 14X is activated with the gate lOY is opened. When />IJ one., the gate 14Y is
activated with the gate 14X opened.
The control signals of the forth bypass unit for the carry generate signal are:
15..\' = (/> 11/) 12/> 1:'/> 14)/) IS
15}' = (I) () I> 71> xI> <)}) 1() ) /) I 1I> I 2/) 1J /) I·t I) 1S
15Z = /)h / ) 7 / ) ~ I) <) /) I()/) I J / >I2/ ) J ~ / >14/) 1~
In this unit, there arc three gates used to implement bypass function to bypass ten
gates in the circuits. Since this bypass unit is on the bit number 15, H(;15 equals Al5 if
the /»)5 is zero. When /)15 equals to Olle, H( ;/5 depends upon I'l) --/)14. When /)11 ~-- />14
are not all ones, the gate 15X is activated with the gates 15Y and 15Z opened. When j)()
--- /)10 are not all ones and all /)11 "-' I)~ are ones, the gate 15Y is activated with the gates
15X and 15Z opened. Only when all /)6 --- })14 are ones., is the gate 15Z activated with
15X and 15 Y opened.
There are only 15 - b (1-15) of bypass network sho\vn in Fig. 4. Actually there is
one bit before the first bit with Ao and H(l as the input and HfJ-I ., HI)-l and H( .'n1 as the
carry in signals. For every J6 - b adder block, H( ;-1 is al\vays set to zero and 81)-1 is
al\vays set to ol,e. However') the block carry signals H( Tm depend upon the carry out
21
signals of the advanced adder block.. Inside the 16 - b adder hlock all the R("nl'S are
connected. We have seven 16 - b adder blocks in our 112 - b adder, so the m here equals
15, 31, 47~ 63, 79, 95 and 111 respectively for those seven blocks.
If the block carry signal H( 'Ill equals zero., that means there is no carry in signal
generated by the advanced block, then ",,'{IAil = /), E9 R( II-I.
If H("nl equals one, then ..){ lA/Ii \vill depend upon the block propagate signal H/)i.
When HI)i equals zero., ,,,'{ IA/1i will still remain the same as above, i.e. same as when the
H( 'm equals zero. I-Iowever") when Ill), equals Ol.e, ,,"t lA/I, I),.
Although the block carry signal R('In remains the same within an adder block, the
propagate signals RI)i are variant. Hili depends upon /)i. When jli equals zero, HIli equals
zero~ when I), equals ol'e., HI). equals HIJ,_I. Therefore") once HI). changes from one t<l
zero, it will keep the zero until the end bit of the \vhole hlock.
22
2.4 Design of the 112 - b adder
Fig. 5 shows a block diagram of the adder, \vhere seven l6-b adder made that
J12-b adder. The block carry signal (H( 'm) is generated by a block carry generator.
Whenever the hlock carry generate signal {)f the last 11it of 16 - b adder (H(;"/) equals
one, H('/11 equals one. If H(J/11 e(luals zero but hoth HI)nl and !J( '",-16 are Olles, then the
H( 'll'Z also etluals Olle. So,
H( '", = H( ;", + I~/)," • fJ( ',,,-I()
(01::::: 15~ 31~ 47,63~79,9S and 111)
l"able 3 uses some exatnples h) shoVJ the relationship ()f Ai, Hi, />i, H(/i, RI)i. (~i
(carry), H( 'nl and l\l[IMl For convenience, here take 4 l)its as a hlock. Where the A i and Hi
are two inputs of the addcr(s). rrhere are 4 pairs ()f inputs signals for every one of the 4
bit adder block. The least significant bit on the Jell. Propagate signals I), = A, EB Hi. rrhe
Table 3 The Block Adder Truth Table
Block #1 Block #2 Block #3 Block #4 Block #5 Block #6 Block #7
Ai I 0 I 0 010 1 o I I I 1 I 0 1 I I I 0 100 1 I 0 I 0
Bi 001 1 I 0 I 0 I 0 I 1 I I 0 I 1000 o I 1 0 o I I I
P i 100 I I I I I I I 0 0 0000 o 1 I 0 I I I 1 I I 0 I
SlJM(hlock) 1000 I I I I I 101 1 o I 1 0 1 0001 I I I I I 100 J
BGi 00011 00000 000 I I o I I 0 I o I I 1 0 00000 000 I I
BPi 11000 I I 1 I 1 I 1 100 10000 10000 1 I 1 I I 1 1 100
Ci 000 1 1 1 I 1 I I I I I 1 101 I I I 0 0000 001 I
SlJM i 1000 0000 o0 I I I I I 0 100 I I I I I I 100 1
A96-111 B96-111 A48-63 B48-63 AO-15 80-15
BGIII
16-b adder
SUM96-lll
BCIII
5
BG63
16-b adder
BP63
SUM48-63
Block carry generator
Fig. 5 Block Diagram
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BP15
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.S'{ fM(hlock)S are the summations inside the blocks. On the right side of the block #3, #4
and #5, there are one more bit which mean at those blocks there is a carry out signal on
that most significant bit of that adder block. At the beginning of every block, the block
carry generate signals H( Ii were set to zero and the block carry propagate signals B/)1
were set to one. Therefore, there are 5 bits numbers for the carry general signal B(li and
the carry propagate signal H/\. Both H( It and HI). depend on the propagate siblllal /)i.
Whenever I)i equals one., H( i, == JJ( ii-I and HI>i =-- HI).-I. While I). equals zero, H( I. equals A.
and HI). equals zero. The ( 'i'S sho\\I if there have carry out signals on that bit or not. The
lS'{ IA1i 's show the summations of the \vhole adder \vhich combined the block adders
together. Comparing lS'{ IM(hlock) and ..\'{ IA1i, we can find whenever ..~l !A,1(hlt~k) sibJ1lal and
"S'{ IMi are not same, that should be at the situation that both ('nl and J~J)i-l are Ol,e, so
I )·I.
Fig. 6 shows the block carry generator and the bypass network. The bypass control
scheme is the same as in the BGi (or BPI) network, so there is no signal conflict in this
bypass network.
There are seven 16 - b adder blocks in the J12 - b adder with three bypass units. l"'he
three bypass units are on the bit number 63 (the forth block), the bit number 79 ( the fifth
block) and the bit number 95 ( the sixth block ).
The control signals of the first bypass unit for the /12 - b adder are:
63,,\' = HI> 47 HI) ()_,
63}'= H/'-t 7 HI)(,1
Bern Block carry generator and the multi-bypass network
BPIIl
III
63Y
63Y
79Y
95Y
95Z
63X. BP47 BP63
63Y .. BP47 BP63
79X • BP47 BP63 BP79
79Y a: BP47 BP63 BP79
95X • BP79 BP95
95Y K BP47-BP63 BP79 BP95
95Z. BP47 BP63 BP79 BP9S
Fig. 6 Block carry generator and bypass network for the 112· b adder
l-v
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In this unit, there are two gates used to implement bypass function to bypass two
blocks in the circuits. Since this bypass unit is on the bit number 63, the block carry
signal B( ,'63 equals 8(;63 if the 81)63 is zero. When the BJ)63 is one, Be "63 depends upon
BI)47. When BI)47 is equal to zero~ the gate 63X is activated. When RJ)~7 is equal to one,
the gate 63 Y is activated.
The control si!,1Jlals of the second bypass unit for the 112 - b adder are:
79)( == HI) -t7HI)()3RJ)7~
79 Y= RI).t7 HI)61HI)79
In this unit, there are two gates used to implement bypass function to bypass three
blocks in the circuits. Since this bypass unit is on the bit nUlnber 79, the block carry
signal H( 'f 7Y equals R(179 if the JJI)79 is zero. When the IJI)79 is one, H( ~79 depends upon
RJ)~7 and BI)(,~. When both HI)47 and RI)(,.,. are equal to one, the gate 79Y is activated.
Otherwise the gate 79X is activated.
The control signals of the third bypass unit f{)r the 1/2 - b adder are:
95.1¥ == RI>7tJ RIJ(»)
95 Y = HI) 47 HI)(lJHI)79HI) ()5
95Z = HI> 47HI)6JHI)79HI)95
In this unit, there are three gates used to implement bypass function to bypass
four blocks in the circuits. Since this bypass unit is on the bit number 95, the block carry
signal B( ~Y5 equals R(195 if the HI>95 is zero. When the 81)95 is one, B( ~79 depends upon
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gate 95X is activated. When not both HI>..7 and HI)61 are equal to Ol,e, HI>?9 is one., the
gate 95Y is activated. When HI)..7, RI>(~1 and HI>7') are ones, the gate 95Z is activated. As
we explained before, there is only one of the three gates is activated to form the shortest
path. There are no signal contlicts in the bypass net\vork.
CHAPTER 3
LAYOIJT DESIGN
The layout was designed by a fully manual layout method to decrease the
propagation delay time, and is based on a 2-J.1m CMOS design rules for a double metal
layout process.
The major effort of this research is fighting for the optimal layout design so
that the adder could be as fast as possible. The distance between the n diffusion and p
diffusion regions of all transistors are the minimum size. The connections between the
transi~tors are also as short as possible.
Fig. 7 shown the layout design of the 1 - b adder. The area of the layout
design is IS0x180 Jlm 2.
Fig. 8 shows the layout design of the J6-b adder block with the bypass circuit
under the 16 I-b adders. The area of this 16 - b adder layout is 400x 1700 ~m2. l~he left
side of the graph is the least significant bit.
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Fig. 9 shows the layout design of the 112-b adder with seven 16-b adder blocks
overlapped and the bypass circuit on the left side. The area of this 112 - b adder layout is
2750x 1750 Jlm 2. The bottom right comer is the least significant bit and the top left
comer is the most significant bit.
Fig. 7 Layout Design of the 1 - b Adder
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3.1 The t,rea ofthe transistor~'
Once the basic layout has been dctermined~ some optimization of transistor
sizing may take place. This is only necessary ifafter simulation the adder is found to be
lacking in speed.
According to the rule f(lr the 2 - ~lm CMOS technolob'Y, the minimum area of
, ~
metal contact is 4x4 ~lnl"'. l"he minimum area of the transistor gate is 2x4 Jlnl-. In order
to figure out the ()ptimum area ()f the transist()rs which results in the fastest circuit, we
design several different transistor gale area. We found the Ininilnuln area f<'lf b()th P -
channci and n - channel transist()rs docs not give the fastest result. If we change the gate
area of p - channel transistors to 2x6 ~1/112 and remain the gate area of n - channel
transistors to 2x4 ~ln12, the delay of the J6 - b adder can be reduced 200/0.
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3.2 D;sCUSS;OII about the ;"l'erters
As the carry out sibll1al is used in the generation of summation, the sumtnation
.....
signals will be delayed with respect to carry out signal. In the circuit of the 1/2 - b adder.. ~··
every block generate signal and the block propagate signal of each bit has an inverter at
input and an inverter at output. To optimize the carry delay, the inverters of every other
bit should be omitted. But in the practical layout design, simply taking ofl'" the inverter
does not always help to speed up the circuit. If one inverter drives more than 3
transistors, it will slow down the circuit speed. Comparing the speed with or without
inverters, we conclude here with: taking the inverters out gave more delay than leaving
them in.
3.3 About compound gates COlltTol sigl,als
In the bypass control signals of 112 - b transmission gate adder~ there are several
control sibJT1als which are generated from logic explanations with many inputs.. such as
the control signals for the gate 10Z, 15Y~ and 15Z. If we use signal compound gates
designed exactly as the equation, that should slo\\' down the circuit. If we divide the logic
gates into several parts, and for every part there is less than 4 input signals, the speed of
the circuit increases significantly. For example, instead of
we use:
In this \vay, we can increase the circuit speed by 11 0/0.
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CI·IAPTER 4
SIMlJLArrlON R~~SlJI.~TS
The irsim program running on the Sun \\fork stations has been used to simulate the
performance of our translnission gate adder lay{)ut since it is a good simulating method
for the large circuit.
.
4./ sin,ulatioll results of tI,e /6 - b lldder
l'he /6-b adder has four bypass units on the fifth~ the tenth, the fourteenth and the
fifteenth bits. rrhose bypass units only vv'ork when not every pr()pagate signal /)i equals
zero. In other words") if all I)i's arc zeros") then the hypass network is n()t needed at all,
since whenever })j is zero, IJ(;1 equals lli. ~rhercfore, there are no carry signals to
propagate through the circuits. Fig. 1() shovvs the simulation results for the /6-b adder
where all /).'s equal zeros. There arc two steps on the Fig. 1(), all Ai and Hi are Olles on
the first step and all Ai and HI are zer()s on the second step. So, all the propagate signals
I)i are zeros on both steps. The delay f()r the /6 - b adder is 9.8 ns. Note, the number in
the Iniddle of the top line represents the delay of the circuit, \vhich is shown by a dotted
line in the figure. In fact., no matter h()\v many hits in the adder., this delay \vill remain the
same as long as the /\'s are zeros.
Fig. II shows the simulation results of 16 - b adder for sOlne certain input
data. For this input data, the 1)4~ I»), I>'t<., /)10, 1>14 and /)15 are Olles, the bypass gates: 5X
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The delay for the 16 - b adder is 13 ns. Note, the number in the meddle of the top line
represents the delay of the circuit, which is shown by a dotted line in the figure. The
simulation results of Fig. 11 are clearly presented in Table 4.
rrable 4 Truth table/or fig. 1J
Bit number 0 J 2 3 4 5 6 7 8 9 10 II 12 13 14 15
(i)
Ai 1 1 I 1 I I I I I I I I I 1 1 I
Hi 1 1 I 1 () () 1 1 0 1 () 1 1 I I 0
Pi 0 0 0 () 1 I 0 () 1 0 I () 0 0 0 t
SlJMi 0 1 I I 0 () 1 1 0 1 0 I 1 I 0 0
In the table 4, the least signi1icant number hit is Ao on the left of the table. Pi ~ Ai
E9 Bi, and SlJMi's are the sumlnati()ns of the input AI and [3..
Fig. 12 shows the simulati()n results of the /6 - b adder for another group of input
data. In this case, /)Or-.-})(l are zero's, }>7 .....})15 are (1IIe's. So, the bypass gates: lOY
«})6!)7)!)R/)l)/)IO) and 15Y«/)6/)7/)~/)l)I)I())I)II/)l2J)I:.J)14J)IS) are activated. Since Au '"-
A6 and Ho ~ H(l are one's and A7 ~ A 15 and H7 ~ .. HIS are zero's, l\"{ IA41 -- i\"{ IM(l are one's
while other ,Sf f!'vIi'S bits are zero's delay of the /6- b adder is 18.9 ns. . Note, the number
in the middle of the top line represents the delay of the circuit, which is shown by a
dotted line in the figure.
When all propagate signals J>j's are ones, the \vorst delay results. Since at this
case, the carry generate signal will propagate through all of the circuit. By using the
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/JI'J!J I4!)IS), the worst delay for the 16 - b adder is 19.7 ns. The simulation results are
shown on Fig. 13. Note, the number in the middle of the top line represents the delay of
the circuit., which is shown by a dotted line in the figure.
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4.2 simulation results ofthe 1/2 - b adder
The III - b adder is combined from se\'en J6 - b adder blocks \vith block carry
generator. Fig. 14 shows the simulation results for the case \\'hen all 112 !)i'S are zeros.
Just as \\le explained before, no bypass gates are needed here and the delay is still about
]0 ns all the way to the end bit in this case') since there are no carry sib'llals to propagate
through the circuits. Note') the number in the middle of the top line represents the delay
of the circuit') which is shown by a d()t line on the figure.
No\v \ve are ready to test the delay time for 1/2 - b adder \vhich used the
bypass gates. Although the initial block-carry generate signals Ij( ;-1 and the initial
block-carry propagate signals IJI)-I are same in each of the seven /6 - b adder blocks<t the
block carry signals l~( Yin are different. Since the H( 'm's depend upon the output
block-carry generate and propagate signals (H( ils and HI)15 ) of previous block, there
should be some undefined stage at the node of H( 'In while the signals propagate from
HC;-I (or HIJ-l) to H(;15 (or HI)ls). From Fig. 1, we can find there some transmission
gates between R(/i (or HI)i) and HC'm. Note the irsinl could not predict the real propagate
direction of the signals. So, when we use the irsim to simulate the circuit, the undefined
signals could send some undefined feedback signals to R( Ii ( or HI)i ), that will give the
incorrect results although this case will not happen in the real circuit. In order to avoid
this situation, \ve use t\VO steps to test the circuits: first make all /Jj equal zeros, then
send the input signals on the second step to test the delay time.
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There are three block bypass units in the 112 - b adder. If the input data ShO\\l1
on Fig. 11 \vere used on the third /6 - b adder block't then the block propagate sibTflal
BP47 is zero. In this way, the bypass gates 63X(HJ>-t7Hl)6l). 79X«RIJ47 Hl'63)HIJ 79 ) and
95Y«/JI)47/)}-161 ) ) are activated. Fig. 15 shows the Sllllulatlon results. 'rhe delay tor the
112 - b adder in )f. R n, Notf~ the lie);)v of the circliit ,-~(1ual, the numh{~r in the tnid(il~ ()f
- - - .. - - -.I - -' ~ •.. ~ - - -. - - - - - . - • . . .
the top line (sho\\'T1 by a dotted line in the figure) minus 100 ns'l since the input signals
l~he \vor~t delay of the! ! 2 - b adder is in the case \\'here all the propagate
signals (PI) are ones and the carry-in signal for all circuit C-I equals one. That means all
the inputs ~41's are diflcrent from inputs HI's. Since at this case, the carry generate signal
will propagate through all circuit. We set all .141 to lIne and all inputs HI's to zero .. the
simulation results for this case are sh()\vn ()n Fig. 16. l-'he delay for the JJ2 - b adder is
27.5 ns. Note the delay of the circuit equals the number in the middle of the top line
(shO\VTl by a dotted line in the figure) Ininus 100 ns, since the input signals are changed at
lOOns.
Fig. 10 The simulation results of the 16 - b adder (a)
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Fig. 11' The simulation results of the 16 - b adder (b)
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Fig. 12 The simulation results of the 16 - b adder (e)
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Fig. 13 The simulation results or the 16 - b adder (d)
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CHAPTER 5
PREPARATION FOR FABRICAl"I()N
There are 112 pairs of inputs and 112 outputs for our 112 - b adder. In other
words, the total signals for inputs and outputs are 336. l'he maximum pad number we can
use to do fabrication is 64. So we need some buffers to reduce the numbers of pins or
pads before the design circuit to be fabricated.
Fig. 17(a) shows the diagram of the I/O control circuit, where two pai rs of
inputs and two outputs share one pad. In the Fig. 17(a), circuit unit 3 uses D flip-flopSl II.
This design uses only one clock phase and gated RS flip-flop~ it is clock race immune.
Circuit unit 2 represents adder bits and circuit unit 1 is a transmission gate with Rd._11
and Rd_._L as the control signals. Fig. 17(b) shows the wavefonns of the clock control
signals. There are 56 pins for input and output data. and 6 pins for I/O clock control
signals. Plus Vdd and GND, the total number of pins is 64.
Fig. 18 shows the 112 - b adder layout design with buffers on both sides. The
area of the layout design is 2900x2800 ~1112 .
Fig. 19 shows the layout design of whole circuit together with 64 pads. The total
..,
area of the layout together \vith pads is 6300x4500 ~lI11- .
In case some one want to fabricate this 112 - b transmission gate, we put all the
detail arrangement of pads, inputs, outputs and clock signals on TABLE 5. It tells the pad
number and the corresponding inputs and outputs bits.
48
In the table 5, the first group of rows represents the pad's number. One can find
the number D1 -D56 from the pads of the designed layout. The second group of rows
labeled CL1 gives the all the corresponding input bits to which the input signals were
sent from the corresponding pads during the clock circle 1. Based on the same principle,
the third, the forth and the fifth row groups give the input bits to which the input signal
were sent from the corresponding pads during the clock circle 2, 3 and 4. The last two
row !..,JfOUpS are the summation signals which were sent back to the corresponding pads
through the clock signals RD-H and RD-L, respectively. Note that the portion ofl"able 5
on the following page should be on the right of the portion below.
Table 5 Arrallgemel't ofpads, inputs, outputs al.d clock signals
p 0 D D D D 0 0 0 0 0 0 0 0 0 0 D 0 0 D 0 D D 0 D 0 0 0 0
A I 2 j ~ 5 6 7 H 9 I t I I I I I I I I 2 2 2 2 2 2 2 2 2
D 0 I 2 J ~ ~ 6 7 8 9 0 I 2 J ~ :'i 6 7 H
C A A A A A A A A A A A A A A A A A A A A A A A A A A A A
L 8 I I I I I 2 2
"' "'
~ ~ .. ~ ~ 5 7 7 7 7 8 8 8 8 I I I I
I 0 2 ~ 6 8 0 2 0 2 .. 6 8 0 2 .. 2 .. 6 8 0 2 4 6 0 0 0 I
.. 6 H n
c B B 8 B B B B B B B B B B 8 B B B B B B B B B 8 B 8 8 B
L 8 I 1 t I I 2 2 .. ~
"'
.. ..a 5 5 5 7 7 7 7 8 8 8 H I t I I
2 U 2 -I 6 H () 2 U 2 ..a 6 H U 2 ..a 2 -I -I ~ CJ 2 ... 6 0 U U t
... 6 8 0
C A A A A A A A A A A A A A A A A A A A A A A A A A A A A
L 9 1 I 1 I 1 2 2 ... .. ... .. -& 5 5 5 7 7 7 7 8 8 8 8 I I I I
3 I J 5 7 9 I 3 I 3 5 7 9 I J 5 3 5 7 9 I 3 5 7 0 0 0 I
5 7 9 I
C 8 8 8 8 8 B B B B B B B B 8 B B 8 8 8 B B B B B B 8 8 8
L 9 1 I I I I 2 2 .. .. ...
"'
~ 5 5 5 7 7 7 7
"
H H
"
1 1 I I
.. I 3 5 7 9 1 J 1 J 5 7 9 I J 5 3 5 7 9 I 3 5 7 0 .. 0 1
5 7 9 I
R S S S S S S S S S S S S S S S S S S S S S S S S S S S S
d 8 I 1 I 1 1 2 2 ~
"'
-& .. ~ 5 5 5 7 7 7 7 8
"
H 8 I 1 1 I
H 0 2 ~ 6 8 0 2 0 2 ... 6 8 0 2 ... 2 .. 6 8 0 2 ... 6 0 0 {) I
... 6 H ..
R S S S S S S S S S S S S S S S S S S S S S S S S S S S S
d 9 1 t 1 1 1 2 2 .. ... .. .. .a 5 5 5 7 7 7 7 8 8 H H I I I I
L I J 5 7 9 I j I j 5 7 9 I J 5 J 5 7 9 I J 5 7 0 0 {) I
5 7 9 I
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0 0 D 0 0 D 0 0 0 0 0 0 D 0 0 D 0 0 0 D 0 D D D D 0 D 0
2 3 3 3 1 3 J 3 3 J 3 .. .. .. .. .. .. .. .. .. .. S S S 5 5 ~ 5
9 0 I 2 3 .. 5 6 7 II 9 0 I 2 3 .. S 6 7 8 9 0 I 2 1 .. ~ 6
A A A A A A A A A A A A A A A A A A A A A A A A A A A A
9 9 I I 8 9 9 9 6 , 6 7 ~ ~ 6 6 3 1 1 1 2 2 2 3 0 2 .. 6
6 8 0 tt 8 0 2 .. .. 6 8 0 6
"
0 2 2 .. 6 8 .. 6 8 0
0 2
8 B B 8 B 8 B 8 8 8 8 8 8 B B B B 8 8 8 B 8 8 B B B B 8
9 9 I I ~ 9 9 9 6 6 6 7 5 5 6 6 1 3 3 J 2 2 2 1 0 2 .. 6
6 8 0 0 8 0 2 .. .. , 8 0 6 8 0 2 2 .. 6 8 .. 6 H 0
0 2
A A A A A A A A A A A A A A A A A A A A A A A A A A A A
9 9 I I H 9 9 9 6 6 6 7 5 ~ 6 6 1 3 1 J 2 2 2 J I J ~ 7
7 9 0 0 9 I 1 ~ 5 7 «) I 7 9 I 1 1 5 7 «) 5 7 9 I
I 3
B B B B B B B B B B B B B 8 B 8 B B B B 8 8 B B B B B 8
9 9 I I H 4) 4) 4) 6 6 6 7 5 5 6 6 J 3 J J 2 2 2 J I J 5 7
7 4) 0 0 9 I 1 S ~ 7 9 I 7 9 I J J 5 7 9 ~ 7 9 I
1 J
S S S S S S S S S S S S S S S S S S S S S S S S S S S S
') 9 I I H 9 9 9 (, () () 7 5 5 6 (. J J J J 2 2 2 J .. 2 ... I,
6 H 0 0 H n 2 .. .. 6 H 0 6 H It 2 2 .. 6 H .. 6 H ..
0 2
S S S S S S S S S S S S S S S S S S S S S S S S S S S S
9 4) I I H 9 9 9 6 6 6 7 S :\ 6 6 J J j j 2 2 2 J I J 5 7
7 9 0 0 9 I J 5 5 7 9 1 7 9 I 1 J 5 7 9 5 7 9 I
I 3
Fig. 20 sho\vs the silnulation results from the pads. E3y using the clock signals
clock 1., clock2., clock3 and clock4., the input data 025 were separated into two pairs of
adder bit input signals: Al 04, B104 and A105, 13105. 'rhe sumlnation of two adder bit
SlJM 104 and SlJM 105 were sent back to the pads 025 through the clock signals RI)-I J
SUMO
d·H
Pin
SUMl
del
<: on rising edge, loading AO, A2, A4 ...
clockll I D Dip.nop in rising edge, loading 80, B2, 84, .••
( a )
.Clock4
c~ in rising edge, loading AI, A3, A5, ...
c~ in rising edge, loading Bl, B3, 85, •..
Rd·" II Output higb 56 bits on hJgb•
Rd-L " Output low S6 bits on high.
( b )
Fig. 17 Diagram of the I/O control cutcuit and waveforms
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CHAPTER 6
CONCl~lJSION AND (~OMPARISON
In this paper, we explained the basic circuit of the improved carry - skip adder, the
summation of which is selected by logically multiplied block carry and block carry
propagate signals based on the logical equation. We specified a general way how to build
the conflict - free bypass sibrnal. We designed the conflict - free bypass networks for the
J6 - b transmission gates adder and for the J/2 - b transmission gates adder based on the
general law of the conflict - free bypass signal. 'rhe major etlort of this work was the
optimal layout design of I J2 - b adder by using the n,ag;c pr(}gram.. not only
implemented the layout design f()f the adder but put the adder and 56 flip-flops together
inside the 64 - pads package f(}r preparation of the fabrication. A1so"t we used the Irsim
progralTI to simulate the final results.
In order to clarify the advantages of our adder") we compare it with a previously
designed 100 - b carry select adderl11, which uses multi - input NANl) and NOR gates.
This carry select adder is fabricated in a 1.0 Jlm~ tfiple-metal~ full-CM()S process. 'fhe
delay for this adder is 10.7 ns and consists of 15,096 transistors. rrhe other previously
designed J12 - b addefl21 uses the same bypass network as we use here. "rhough the
addition time is 8.5 ns, they use the 0.8 ~lm full CMOS triple-metal process technology.
We use 2 J.1rn double-metal CMOS process to build 112 - b transmission gate adder~ the
worst delay is 27.5 ns and about 11 ")000 transistors were used including the buffers. If we
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If we re-estimated our addition time on the same process basis as the one used to
fabricate their adder, our results are by no means poor. The most important point is that
we clearly explained ho\v the conflict-free bypass net\vork can be fabricated via
simulation showed the fabrication \vorks.
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